

## SLICING CIRCUIT

### FIELD OF THE INVENTION

The present invention in general relates to a slicing  
5 circuit. More particularly, this invention relates to a  
slicing circuit which extracts character broadcasting data  
that is superimposed on a composite video signal after having  
been demodulated by a receiver.

### 10 BACKGROUND OF THE INVENTION

Conventionally, character broadcasting services that  
provide information by characters and graphics on a TV screen  
have been available. There are a variety of such services  
based on different standards of transmission. ADAMS is  
15 mainly popular in Japan, CCD is popular in America, and  
TELETEXT is popular in Europe and South East Asia.

When character broadcasting information is  
transmitted together with video information from a  
broadcasting station by superimposing the character  
20 broadcasting information onto a retrace line section of a  
video signal, a receiver slices the character broadcasting  
data included in the video signal, decodes the character  
broadcasting data, and expands the decoded result on a TV  
screen.

25 Fig. 6 shows a sampling of a composite video signal

when extracting the character broadcasting data. An example of a sampling in a data one-bit width is shown. Referring to Fig. 6, t1 to t4 are timings of a sampling respectively (hereinafter to be referred to as a sampling timing), and sampling values at these timings become x1 to x4.

Fig. 7 is a diagram showing a state of arithmetically correcting character broadcasting data extracted from a composite video signal by a conventional arithmetic and logic unit. As shown here, the conventional arithmetic and logic unit 1000 is provided with latch circuits 11-1 to 11-9, adders 105 and 108, and an integrator 107.

To begin with, the composite video signal 103 is converted into digital values for sampling points N-4 to N-1 at respective timings in one-bit width, by an A/D converter (not shown).

In the following one bit, N to N+3 become sampling points. N+4 becomes a sampling point at the next one bit. A sampling operation is repeated continuously in this way.

Further, result of A/D conversion is stored sequentially in the latch circuits 11-1 to 11-9. For example, when the sampling point N-4 is stored in the latch circuit 11-9, the sampling point N-3 is stored in the latch circuit 11-8.

Similarly, the sampling point N-2 is stored in the

latch circuit 11-7, the sampling point N-1 is stored in the latch circuit 11-6, and the sampling point N is stored in the latch circuit 11-5.

Also, the sampling point N+1 is stored in the latch circuit 11-4, the sampling point N+2 is stored in the latch circuit 11-3, the sampling point N+3 is stored in the latch circuit 11-2, and the sampling point N+4 is stored in the latch circuit 11-1.

The latching of the sampling values at the above sampling points is carried out as follows. When a value ("0" or "1") of the sampling point N is obtained, a sampling value  $X_n$  latched by the latch circuit 11-5 is not used directly, but sampling values  $X_{n+4}$  and  $X_{n-4}$  latched at the sampling points before and after this point are used to carry out a correction.

Further, a value  $F(X_n)$  of the sampling point is obtained by the following expression.

$$\begin{aligned} F(X_n) &= a(X_n) + b(X_{n-4}) + c(X_{n+4}) + d \\ &= a(X_n) - (X_{n-4}) - (X_{n+4}) \end{aligned}$$

where,  $a = 5$ ,  $b = c = -1$ , and  $d = 0$ .

Further, the magnitude of the value  $F(X_n)$  of the sampling point after the correction is compared with the magnitude of a preset slice value (hereinafter to be referred to as a slice level), and the value of the sampling point is changed to a value of "0" or "1".

Fig. 8 is a diagram showing a result of an arithmetic processing by the conventional arithmetic and logic unit. Referring to Fig. 8, an arithmetic correction expression when a sinusoidal wave has been input to the arithmetic and logic unit 1000 is expressed by the following.

$$F(X_n) = 5(X_n) - (X_{n-4}) - (X_{n+4})$$

The value of each sampling point is judged as "0" or "1" based on the comparison with the slice level. For example, the value of the sampling point in Fig. 8 is smaller than the slice level. Therefore, a result of the arithmetic processing is judged as "0".

Fig. 9 is a diagram showing a result of an arithmetic processing when a distortion occurred in the input waveform by the conventional arithmetic and logic unit. A distortion of the input waveform occurs when the reception status is aggravated by a weak electric field or a ghost. Referring to Fig. 9, the value of the sampling point that has been judged as "0" in Fig. 8 is judged as "1" as a result of a correction processing, as the value becomes larger than the slice level.

According to the slicing circuit provided with the conventional arithmetic and logic unit, the sampling data is distorted. Therefore, there arises such a situation that a result of an arithmetic processing that should actually be decided as "0" is erroneously decided as "1". This has

resulted in a cause of an erroneous operation.

#### SUMMARY OF THE INVENTION

The slicing circuit according to one aspect of this invention is provided with a control recording unit which exchanges data with a data bus, a memory which temporarily stores character broadcasting data extracted from the data bus, and an A/D converter which receives an input of a composite video signal, and converts the composite signal into digital values.

Further, the slicing circuit is provided with a digital arithmetic and logic unit which receives the digital values converted by the A/D converter, calculates character broadcasting data, and outputs the character broadcasting data to the memory, and a SYNC separator which receives the composite video signal, and extracts a vertical or horizontal synchronizing signal.

Further, the slicing circuit is provided with clock generating unit, and a timing control circuit which receives the output of the SYNC separator, clock generating unit and control recording unit, output to the memory and digital arithmetic and logic unit, and controls a timing.

In one configuration, the digital arithmetic and logic unit is preferably provided with a plurality of latch circuits, and an arithmetic processing control circuit which

receives a sampling clock and a slicing clock, and outputs a first through fourth control signals that show a timing in a one-bit data width.

Further, the digital arithmetic and logic unit is provided with a first integrator connected to one of the plurality of latch circuits, which first integrator receives the second control signal, and a second integrator connected to a latch circuit, to which the first integrator is not connected, out of the plurality of latch circuits, which second integrator receives the third control signal.

Further, the digital arithmetic and logic unit is provided with a first adder which receives the output of the first and second integrators, and a third integrator connected to a latch circuit, to which the first and second integrators are not connected, out of the plurality of latch circuits, which third integrator receives the first control signal.

Further, the digital arithmetic and logic unit is provided with a second adder which receives the output of the third and first adders, and a correcting circuit which receives the output of the second adder and the fourth control signal. These units or circuits are provided in addition to the configuration of the slicing circuit according to the first aspect.

In another configuration, the digital arithmetic and

logic unit is preferably provided with a plurality of latch circuits, and an arithmetic processing control circuit which receives a sampling clock and a slicing clock, and outputs a first through fourth control signals that show a timing  
5 in a one-bit data width.

Further, the digital arithmetic and logic unit is provided with a first selector connected to at least two latch circuits out of the plurality of latch circuits, which first selector receives the first control signal, a second  
10 selector connected to at least two latch circuits, to which the first selector is not connected, out of the plurality of latch circuits, which second selector receives the second control signal.

Further, the digital arithmetic and logic unit is  
15 provided with a first adder which receives the output of the first and second selectors, an integrator connected to at least two latch circuits, to which the first and second selectors are not connected, out of the plurality of latch circuits, a second adder which receives the output of the  
20 integrator and first adder, and a correcting circuit which receives the output of the second adder. These units or circuits are provided in addition to the configuration of the slicing circuit according to the first aspect.

The slicing circuit, for arithmetically correcting  
25 character broadcasting data extracted from a composite video

signal according to second aspect of this invention, is provided with an arithmetic processing unit which changes over an arithmetic processing at a sampling timing of the composite video signal.

5           Other objects and features of this invention will become apparent from the following description with reference to the accompanying drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

10           Fig. 1 is a block diagram of a slicing circuit according to a first embodiment.

          Fig. 2 is a block diagram of a digital arithmetic and logic unit provided in the slicing circuit according to the first embodiment.

15           Fig. 3 is a diagram showing a result of an arithmetic processing when a distortion occurred in the input waveform by a digital arithmetic and logic unit in the slicing circuit according to the first embodiment.

          Fig. 4 is a block diagram of a digital arithmetic and  
20   logic unit provided in a slicing circuit according to a second embodiment.

          Fig. 5 is a diagram showing a result of an arithmetic processing when a distortion occurred in the input waveform by a digital arithmetic and logic unit in the slicing circuit  
25   according to the second embodiment.



Fig. 6 is a diagram showing a sampling example in a data one-bit width for explaining a conventional arithmetic and logic unit.

Fig. 7 is a diagram showing a state of arithmetically  
5 correcting character broadcasting data extracted from a composite video signal by a conventional arithmetic and logic unit.

Fig. 8 is a diagram showing a result of an arithmetic processing by the conventional arithmetic and logic unit.

10 Fig. 9 is a diagram showing a result of an arithmetic processing when a distortion occurred in the input waveform by the conventional arithmetic and logic unit.

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

15 A slicing circuit according to a first embodiment of this invention is shown in Fig. 1. This slicing circuit 10 is provided with a control register 1 which exchanges data with a data bus 8, and controls the overall functioning of the slicing circuit 10. Further, there is provided a  
20 text RAM 2 which temporarily stores character broadcasting data (hereinafter to be referred to as text data) extracted from the data bus 8.

An A/D converter 5 receives a composite video signal, converts the composite video signal into digital values.  
25 Furthermore, a digital arithmetic and logic unit 3 receives

the digital values from the A/D converter 5, calculate text data, and outputs the text data to the text RAM 2.

A SYNC separator 6 receives the composite video signal, extracts a vertical or horizontal synchronizing signal (hereinafter to be referred to as a SYNC). Furthermore, a PLL (Phase Locked Loop) circuit 7 is provided.

A timing control circuit 4 receives the output of the SYNC separator 6, PLL circuit 7 and the control register 1. The timing control circuit 4 makes an output to the text RAM 2 and the digital arithmetic and logic unit 3. The timing control circuit 4 controls a timing of the slicing circuit as a whole.

Thus, the slicing circuit 10 receives the composite video signal superimposed with text data through the A/D converter 5 and the SYNC separator 6. The SYNC separator 6 separates and generates a vertical or horizontal synchronizing signal.

The A/D converter 5 samples the composite video signal.

The PLL circuit 7 locks using a generated horizontal synchronizing signal as a reference clock. The PLL circuit 7 generates a clock for the slicing circuit 10 (hereinafter to be referred to as a VCO clock).

Further, the slicing circuit 10 controls the timing control circuit 4 based on a vertical synchronizing signal, a horizontal synchronizing signal and a VCO clock.

A detail configuration of a digital arithmetic and logic unit provided in the slicing circuit according to the first embodiment is shown in Fig. 2. This digital arithmetic and logic unit 3 is provided with latch circuits 1-1 to 1-9.

5       An arithmetic processing control circuit 13 receives a sampling clock and a slicing clock, and outputs control signals (tn1 to tn4) that show at what timing (center, right, or left) in one-bit data width a sampling point is. An integrator 11 is connected to the latch circuit 1-1, and  
10   it receives the output of the control signal tn2.

      An integrator 12 is connected to the latch circuit 1-9, and it receives the control signal tn3. An adder 15 receives the output of the integrators 11 and 12.

      An integrator 17 is connected to the latch circuit  
15   1-5, and it receives the control signal tn1. An adder 18 receives the outputs of the integrator 17 and adder 15. A correcting circuit 19 receives the output of the adder 18, and the control signal tn4.

      The digital arithmetic and logic unit 3 operates as  
20   follows. The A/D converter 5 converts the composite video signal into digital values for sampling points N-4 to N-1 at respective timings in one-bit width.

      In the following one bit, N to N+3 become sampling points. N+4 becomes a sampling point at the next one bit.  
25   A sampling operation is repeated continuously in this way.

The result of the A/D conversion is stored sequentially in the latch circuits 1-1 to 1-9. For example, when the sampling point N-4 is stored in the latch circuit 1-9, the sampling point N-3 is stored in the latch circuit 1-8.

5        Similarly, the sampling point N-2 is stored in the latch circuit 1-7, the sampling point N-1 is stored in the latch circuit 1-6, and the sampling point N is stored in the latch circuit 1-5.

Also, the sampling point N+1 is stored in the latch  
10 circuit 1-4, the sampling point N+2 is stored in the latch circuit 1-3, the sampling point N+3 is stored in the latch circuit 1-2, and the sampling point N+4 is stored in the latch circuit 1-1.

When the control signal tn1 has been input, the  
15 integrator 17 carries out the following changeover of the arithmetic processing.

$F_a(X, t) = 5(X_n)$  (when the control signal tn1 = 1)

$F_a(X, t) = 3(X_n)$  (when the control signal tn1 =  
20 0)

The changeover between these two arithmetic operations is carried out at four sampling timings in the one-bit data width.

A weight is placed in general near the center of the  
25 data (t2 in Fig. 6, hereinafter to be referred to as a sampling

timing  $t_2$ ). Therefore, the arithmetic processing control circuit 13 outputs the control signal  $tn_1$  so that the control signal  $tn_1 = 1$  at this point, and the control signal  $tn_1 = 0$  at other points.

5           In this case, the arithmetic processing becomes as follows.

$$Fa(X, t) = 5(X_n) \quad (\text{when the sampling timing is } t_2)$$

$$Fa(X, t) = 3(X_n) \quad (\text{when the sampling timing is other than } t_2)$$

10           Further, the integrator 11 is input with the control signal  $tn_2$ , the integrator 12 is input with the control signal  $tn_3$ , and the correcting circuit 19 is input with the control signal  $tn_4$ . These can similarly change over their respective arithmetic expressions  $Fb(X, t)$ ,  $Fc(X, t)$ , and  
15  $Fd(X, t)$ .

By combining the above arithmetic expressions, it becomes possible to correct the sampling values  $X_n$  based on sampling timings.

The arithmetic expressions  $Fb(X, t)$ ,  $Fc(X, t)$ , and  
20  $Fd(X, t)$  carry out the following controls based on the control signal  $tn_2$ .

$$Fa(X, t) = 5(X_n) \quad (\text{when the sampling timing is } t_2)$$

$$Fa(X, t) = 5(X_n) \quad (\text{when the sampling timing is other than } t_2)$$

25           Further, the following relationship is obtained.

$F_b(X, t) = -1 (X_{n+4})$  (when the sampling timing is  $t_2$ )

$F_b(X, t) = 0 (X_{n+4}) = 0$  (when the sampling timing is other than  $t_2$ )

5 Further, the following relationship is obtained.

$F_c(X, t) = -1 (X_{n-4})$  (when the sampling timing is  $t_2$ )

$F_c(X, t) = 0 (X_{n-4}) = 0$  (when the sampling timing is other than  $t_2$ )

10 Further, the following relationship is obtained.

$F_d(X, t) = 0$  (when the sampling timing is  $t_2$ )

$F_d(X, t) = 0$  (when the sampling timing is other than  $t_2$ )

15 Further, the arithmetic correction expression is given as follows.

$F'(X, t) = 5 (X_n) - (X_{n+4}) - (X_{n-4})$  (when the sampling timing is  $t_2$ )

$F'(X, t) = 5 (X_n)$  (when the sampling timing is other than  $t_2$ )

20 Fig. 3 is a diagram showing a result of an arithmetic processing when a distortion occurred in the input waveform by a digital arithmetic and logic unit in the slicing circuit according to the first embodiment. Referring to Fig. 3, even when a distortion has occurred in the input waveform,  
25 a result of this arithmetic processing is judged as "0",

as the value of the sampling point is smaller than the slice level. Thus, the value has been corrected to a normal decision result.

While the above arithmetic processing expressions are  
5 changed over in two ways based on the sampling points, it is needless to mention that it is also possible to change over the arithmetic expressions in many ways other than this.

According to the first embodiment, such an erroneous  
10 decision does not occur that an arithmetic processing result that should be judged as "0" is misjudged as "1".

A digital arithmetic and logic unit provided in a  
slicing circuit according to a second embodiment is shown in Fig. 4. The digital arithmetic and logic unit 30 is provided with latch circuits 3-1 to 3-9.

15 An arithmetic processing control circuit 33 receives a sampling clock and a slicing clock, and outputs control signals tn1 and tn2 that show at what timing (center, right, or left) in one-bit data width a sampling point is. A selector 31 is connected to the latch circuits 3-1 to 3-4,  
20 and it receives the control signal tn1.

A selector 32 is connected to the latch circuits 3-6 to 3-9, and it receives the control signal tn2. An adder 35 receives the output of the selectors 31 and 32.

An integrator 37 is connected to the latch circuit  
25 3-5. An adder 38 receives the outputs of the integrator

37 and adder 35. A correcting circuit 39 receives the output of the adder 38.

Further, the operation of the digital arithmetic and logic unit 30 is as follows. The A/D converter (not shown)  
5 converts the composite video signal into digital values for sampling points N-4 to N-1 at respective timings in one-bit width.

In the following one bit, N to N+4 become sampling points. A sampling operation is repeated continuously in  
10 this way.

The result of A/D conversion is stored sequentially in the latch circuits 3-1 to 3-9. For example, when the sampling point N-4 is stored in the latch circuit 3-9, the sampling point N-3 is stored in the latch circuit 3-8.

15 Similarly, the sampling point N-2 is stored in the latch circuit 3-7, the sampling point N-1 is stored in the latch circuit 3-6, and the sampling point N is stored in the latch circuit 3-5.

Also, the sampling point N+1 is stored in the latch  
20 circuit 3-4, the sampling point N+2 is stored in the latch circuit 3-3, the sampling point N+3 is stored in the latch circuit 3-2, and the sampling point N+4 is stored in the latch circuit 3-1.

When the control signal  $tn_1$  has been input, the selector  
25 31 selects one of the sampling points N+4 to N+1.





becomes as follows.

$F''(X, t) = 5(X_n) - (X_{n+4}) - (X_{n-4})$  (when the sampling timing is  $t_2$ )

$F''(X, t) = 5(X_n) - (X_{n+1}) - (X_{n-1})$  (when the sampling timing is other than  $t_2$ )

In other words, even when a distortion has occurred in the input waveform, a result of this arithmetic processing is judged as "0", as the value of the sampling point is smaller than the slice level. Thus, the value has been corrected to a normal decision result.

While the above arithmetic processing expressions are changed over in two ways based on the sampling points, it is needless to mention that it is also possible to change over the arithmetic expressions in many ways other than this.

According to the second embodiment, further such an erroneous decision does not occur that an arithmetic processing result that should be judged as "0" is misjudged as "1".

The slicing circuit according to first aspect of this invention is provided with a control recording unit which exchanges data with a data bus, a memory which temporarily stores character broadcasting data extracted from the data bus, and an A/D converter which receives an input of a composite video signal, and converts the composite signal into digital values.

Further, the slicing circuit is provided with a digital arithmetic and logic unit which receives the digital values converted by the A/D converter, calculates character broadcasting data, and outputs the character broadcasting data to the memory, and a SYNC separator which receives the composite video signal, and extracts a vertical or horizontal synchronizing signal.

Further, the slicing circuit is provided with clock generating unit, and a timing control circuit which receives the output of the SYNC separator, clock generating unit and control recording unit, output to the memory and digital arithmetic and logic unit, and controls a timing. Therefore, it is possible to process the arithmetic processing result securely and promptly.

Further, the digital arithmetic and logic unit is provided with a plurality of latch circuits, and an arithmetic processing control circuit which receives a sampling clock and a slicing clock, and outputs a first through fourth control signals that show a timing in a one-bit data width.

Further, the digital arithmetic and logic unit is provided with a first integrator connected to one of the plurality of latch circuits, which first integrator receives the second control signal, and a second integrator connected to a latch circuit, to which the first integrator is not

connected, out of the plurality of latch circuits, which second integrator receives the third control signal.

Further, the digital arithmetic and logic unit is provided with a first adder which receives the output of the first and second integrators, and a third integrator connected to a latch circuit, to which the first and second integrators are not connected, out of the plurality of latch circuits, which third integrator receives the first control signal.

10 Further, the digital arithmetic and logic unit is provided with a second adder which receives the output of the third and first adders, and a correcting circuit which receives the output of the second adder and the fourth control signal. These units or circuits are provided in addition to the configuration of the slicing circuit according to the first aspect. Therefore, it is possible to prevent such an erroneous decision that an arithmetic processing result that should be judged as "0" is misjudged as "1".

20 Further, the digital arithmetic and logic unit is provided with a plurality of latch circuits, and an arithmetic processing control circuit which receives a sampling clock and a slicing clock, and outputs a first through fourth control signals that show a timing in a one-bit data width.

25 Further, the digital arithmetic and logic unit is

provided with a first selector connected to at least two latch circuits out of the plurality of latch circuits, which first selector receives the first control signal, a second selector connected to at least two latch circuits, to which the first selector is not connected, out of the plurality of latch circuits, which second selector receives the second control signal.

Further, the digital arithmetic and logic unit is provided with a first adder which receives the output of the first and second selectors, an integrator connected to at least two latch circuits, to which the first and second selectors are not connected, out of the plurality of latch circuits, a second adder which receives the output of the integrator and first adder, and a correcting circuit which receives the output of the second adder. These units or circuits are provided in addition to the configuration of the slicing circuit according to the first aspect. Therefore, it is further possible to prevent such an erroneous decision that an arithmetic processing result that should be judged as "0" is misjudged as "1".

The slicing circuit, for arithmetically correcting character broadcasting data extracted from a composite video signal according to second aspect of this invention, is provided with an arithmetic processing unit which changes over an arithmetic processing at a sampling timing of the

composite video signal.

Although the invention has been described with respect to a specific embodiment for a complete and clear disclosure, the appended claims are not to be thus limited but are to  
5 be construed as embodying all modifications and alternative constructions that may occur to one skilled in the art which fairly fall within the basic teaching herein set forth.